



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

10. 06. 2003



Bescheinigung Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02291458.4

CERTIFIED COPY OF
PRIORITY DOCUMENT

**PRIORITY
DOCUMENT**

SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office
Le Président de l'Office européen des brevets
p.o.

R C van Dijk

BEST AVAILABLE COPY



Anmeldung Nr:
Application no.: 02291458.4
Demande no:

Anmeldetag:
Date of filing: 12.06.02
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

MOTOROLA, INC.
1303 East Algonquin Road
Schaumburg, IL 60196
ETATS-UNIS D'AMERIQUE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se referer à la description.)

Power semiconductor device and method of manufacturing a power semiconductor device

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

H01L29/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignés lors du dépôt:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

5 **POWER SEMICONDUCTOR DEVICE AND METHOD OF
MANUFACTURING A POWER SEMICONDUCTOR DEVICE**

Field of the invention

10 The invention relates, in general, to semiconductor processing techniques and more particularly to a power semiconductor device with a single continuous base region and method therefor.

Background of the invention

15 Semiconductor devices such as MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) have been used in power electronics applications due to their appreciable current carrying and off-state voltage blocking capability with low on-state voltage drop. In terms of industrial applications, Power MOSFET devices are commonly used in many electronics fields such as
20 portable electronics, power supplies, telecommunications and more particularly in many industrial applications relating to automotive electronics.

25 Conventionally, a power MOSFET has a vertical oriented four-layer structure of alternating p-type and n-type doping. For instance, the n+pn-n+ structure is termed enhancement mode n-channel MOSFET. By applying a voltage higher than a threshold level, which biases the gate positive with respect to the source, an n-type inversion layer or channel will be formed under the gate oxide layer thus forming a connecting layer between the source and the drain regions and allowing a current to flow. Once the device is turned on, the
30 relation between the current and the voltage is nearly linear which means that it behaves like a resistance. The resistance is referred to as the on-state resistance.

35 High cell density vertical insulated gate FET (IGFET) are preferred because of their low on-state resistance per unit area compared to standard density

5 insulated gate FET devices (typically in the order of 155,000 cells/cm²). Their lower on-state resistance provides higher current capability.

Different high cell density vertical IGFET configurations already exist. US Patent 6,144,067 describes a power MOSgated device with a strip gate poly structure to increase channel width while reducing the gate resistance. As is shown in figure 1, the cell structure (102) disclosed therein consists of a base having two narrow oppositely directed extensions (100) from a central laterally enlarged contact section (101). Each cell has connections between strips and longer sections of strips that are closely spaced and wherein these closely spaced strips are employed to reduce the $R_{DS(ON)}$ of a given die. This "Stripe Cell" combination provides a higher breakdown voltage behaviour from the Stripe layout and a reduced $R_{DS(ON)}$ from the Cell layout. However, the $R_{DS(ON)}$ though reduced can still be improved with the increased channel density.

20 In two other international patent applications WO 01/31711 and WO 01/31709, a semiconductor device uses a single continuous base region (140) with an undulating structure (180) as is shown in figure 2. Both devices implement a single well region made by a layout where either the gate layer (134) substantially surrounds the base region (140), or the base region, which is composed of a plurality of branches, substantially surrounds the gate layer of the transistor. By using this undulating structure (180) of the base region, the channel density is improved and thus on-state resistance can be lowered. However, by using another type of structure of the base region which does not require the use of gate feeds that link groups of cells to each other, it is possible to increase the channel density and to lower the on-state resistance as will be shown in the present invention.

35 US patent 5,703,389 relating to a vertical IGFET configuration having low on-state resistance describes a stripe configuration or arrangement wherein the stripe regions (31) have a non linear shape that leads to an increase of the

5 channel density as shown in figure 3. Those non-linear stripes also improve breakdown voltage characteristics not only compared to individual cell design, which is another type of IGFET configuration, but also compared to IGFET configuration with straight stripes design. As a matter of fact, non-linear stripe configuration according to US 5,703,389 provides a cell density

10 on an order of 1.4 million cells/cm² and an on-state resistance that is on the order of 25% lower than typical individual cell designs and 35% lower than typical straight or linear stripe designs. Conversely, straight stripe arrangement has a cell density on an order of 700,000 cells/cm², lower than the cell density of the individual cell configuration which is on an order of

15 930,000 cells/cm², and therefore has a breakdown voltage that is 10%-15% higher than individual cell arrangement. A lower cell density results in lower channel density and contributes therefore to higher on-state resistance in IGFET devices.

20 According to the above-mentioned prior art, the notion of cell density is assimilated to the notion of channel density. As a matter of fact, the channel density should be defined as the ratio between the perimeter of the source region and the surface of the cell active area. Usually, the lower the size of the cells, the higher is the ratio, and thus the channel density. Therefore, many

25 improvements of the MOSFET devices consist in reducing the size of the cell region. However, beyond a certain limit the ratio is decreased and the channel density reduced.

These different configurations aim at increasing the channel density thereby

30 providing a vertical IGFET having a low on-state resistance.

A second problem that is pertaining to the problem of increasing the channel density is the improvement of the breakdown voltage. As in the case of some of the previously mentioned patents, the present invention also addresses this

35 breakdown voltage problem.

5 Typically, the manufacturing of a MOSFET device needs to address the
electrical isolation issue so that each base cell region is electrically isolated in
an epitaxial layer. Ideally, all base regions should be at the same electrical
potential in order to get a good snap back immunity while improving the
breakdown voltage, likewise increasing the unclamped inductive switching
10 (referred to as UIS) capability.

Because of the required minimum optical base cell shrinking process for
lowering $R_{DS(ON)}$, it is not so straightforward to manufacture uniform cell
structures across the entire MOSFET. Consequently, during the OFF state,
15 and at lower current density, the snap back phenomenon can take place, which
dramatically reduces the breakdown voltage behaviour. However, even if the
breakdown voltage yield is impacted which consequently increases the final
manufacturing cost, the reliability of the tested good devices is not fully
guaranteed. There is a risk of transistor failure for higher current density
20 caused by the base cells during UIS testing.

UIS behaviour is associated with a parasitic NPN bipolar transistor
phenomenon which appears in the source/body/drain structure. It is common
practice to measure the ruggedness of a MOSFET device by characterizing its
25 UIS behaviour. Therefore, in order to reduce the risk of transistor failure
during momentary overloads, improvements should be implemented in the
Power MOSFET design to enable to dissipate energy while operating in the
avalanche condition. However even if the P+ Body region is doped and
located close to the beginning of the channel in such a way that the body
30 resistor is dramatically reduced and provides a good immunity against a drop
in tension which could activate the parasitic bipolar transistor, and lead to the
device failure, it is still necessary to make sure that all individual cells
structure are uniform within the entire MOSFET device.

35 Therefore, a need exists for a power semiconductor device that provides an
improved channel density, while not degrading its breakdown voltage, and

5 having a good electrical contact to a unique base region so as to guarantee the high energy capability (UIS).

In term of method for manufacturing a semiconductor device, in a conventional power MOSFET process, photo-masking steps are required to 10 produce a device. These steps include an active-area masking step where a thick field oxide region is left around the periphery of the device, 1 or 2 optional masking steps to provide a polysilicon temperature sensing device, a base masking step, a first blocking mask for forming the source regions, a contact mask, a metal mask and an optional final passivation mask.

15 It is far from straightforward to reduce the number of masking steps which can be used for every type of configuration. One has to adopt the manufacturing process according to the type of configuration of the cells. In the present case, the manufacturing process has to deal with the step of 20 merging the body cells that will be described in more detail below.

Summary of the Invention

In accordance with the present invention, there is provided a power 25 semiconductor device as recited in the accompanying claims.

In one embodiment, the invention described herein relates to an IGFET semiconductor wherein each individual cell has at least three radially extending branches arranged in such a way that the area defined by the 30 merging adjacent branches is a polygon.

In other embodiments, the power IGFET device is composed of individual cells which have four or six radially extending branches arranged in such a way that the areas defined by the merging adjacent branches are respectively a 35 square or a triangle.

5 Preferably, the power IGFET device is formed with individual cells having a plurality of sources regions separating said physically isolated drain regions such that these individual cells are packed into a relatively small area to contain at least 10 physically isolated drain cells to improve the channel density of the device.

10 According to another aspect of the present invention, there is provided a method for manufacturing power semiconductor devices as recited in the accompanying claims

15 Preferably, according to the present invention, the method of manufacturing power semiconductor devices further comprising the step of merging said base regions of each individual cell so as to form a single base region.

Embodiments of the invention will now be described by way of example only,
20 with reference to the accompanying drawing.

Brief description of the drawings

The foregoing and other objects and advantages of the invention will be
25 appreciated more fully from the following further description thereof, with
reference to the accompanying drawings, wherein:

Figure 1 shows a top view of a MOSFET device with a plurality of
interrupted relatively short zig-zag polysilicon stripes gate of the prior art.

30 Figure 2 shows a top view of a MOSFET device having a single base region
in which the gate layer of each transistor substantially surrounds the single
base region in the prior art.

35 Figure 3 shows a top view of another stripe configuration of an IGFET having
improved channel density and on-state resistance in the prior art.

5

Figure 4 shows a top view of individual cells in an embodiment with four branches arranged crosswise in a semiconductor device according to the present invention wherein the drain layer is shaped with straight segments before the merge operation.

10

Figure 5 shows a top view of individual cells in an embodiment with four branches arranged crosswise in a semiconductor device according to the present invention wherein the drain layer is shaped with rounded segments after the merge operation.

15

Figure 6 shows a top view of individual cells in an embodiment with four branches after the merge operation of well or PHV regions along the branches to form a network of well regions according to the present invention after the merge operation.

20

Figure 7 represents a simplified cross-sectional view of a portion of a semiconductor device taken along line A-A of figure 4 showing the merged PHV regions.

25

Figure 8 represents a simplified cross-sectional view of a portion of a semiconductor device taken along line B-B of figure 4.

30

Figure 9 represents a detailed cross-sectional view of a portion of a semiconductor device taken along line C-C of figure 4 with the different layers.

Detailed description of the preferred embodiments

The power semiconductor device in accordance with the present invention and a method for manufacturing thereof will now be described with reference to several illustrative applications and embodiments.

5

Although in the following description the layers and regions will be described as having certain conductivity types and being composed of certain materials, this is for illustrative purposes only. It is not intended that the invention be limited to the specific conductivity types or the specific materials referred to herein.

10

Figure 4 depicts in more detail a top view of individual cells with four branches arranged crosswise of a semiconductor device according to an embodiment of the present invention before the merge operation. This arrangement aims at having improved channel density and low on-state resistance.

15
20

As is shown in figure 4, each individual cell has two horizontal branches and two vertical branches. The four branches of each individual cell are arranged so as to have a cross shape in this particular implementation. But the four radially extending branches may be arranged differently in other implementations.

25
30

In order to provide a more complete view of the structure beneath the insulated gate region, also called polysilicon layer (32), a middle portion (34) without the insulated gate region (32) is shown in this figure 4. The lines shown in that middle portion (34) indicate a transition in dopant conductivity type such as from P-type to N-type or vice-versa. In that middle portion, each branch (80) of the cell includes a source region (37) within a well or base region (36).

35

The base region (36) is a P-conductivity doped region in a semiconductor material that is used to provide a current channel for a MOSFET or IGFET or an IGBT. The current channel is controlled by the overlying insulated gate layer (32).

5 A portion of a common drain region (39) is shown outside the well region (36). Instead of having a configuration where channels of individual cells are formed between the edge of source region (37) in the branches and the junction of well region (36) and common drain region (39), the semiconductor device in accordance with the present invention is configured where each

10 individual cell is aligned to form a network with their well regions (36) connected to each other by a merge operation of adjacent PHV regions along the branches(80) underneath the insulated gate region (32). Well regions (36) referred to as the P High Voltage are also called the PHV or body regions.

15 The four branches (80) of each individual cell have a linear shape or pattern. However, in a preferred embodiment, these branches may have a different pattern such as a non-linear shape or undulating shape. The four branches are bound to each other by four linear cut-outs (41) as is shown in figure 4 or four curving cut-outs as is shown in figure 5. By using four curving cut-outs (41)

20 of figure 5, the breakdown voltage capability is increased since the curvature radius is inverted so as to get a rounded shape of the PHV body region (36). This configuration is totally different from the one in the US patent 5,703,389 which discloses strip regions with a plurality of enlarged central regions wherein elongated portions radially extending from a central region resembles

25 a 'dumb-bell' or 'dog-bone' shape.

These four branches (80) are arranged in such a way that they have a width (44) that is less than width (43) which is the widest distance between radially opposed portions of insulated gate region (32). Width (44) is the width of the

30 source region (37) in each branch (80).

It is should be kept in mind that the structural dimensions of the individual cells depend on the voltage range. In a preferred embodiment, width (44) in each branch (80) is in the order of a few microns or in a range from

35 approximately 1.0 to 3.5 microns and with (43) between two parallel cut-outs is approximately 0.5 to 2.0 microns greater than width (44). Each branch (80)

5 has a length (46) less than 10.0 microns preferably with a range from 2.5 to 5.0 microns preferred. Each parallel branch (80) is spaced apart with a distance (47) in a range from approximately 3.0 to 7.0 microns with 4.0 to 5.0 micron preferred. With these dimensions, insulated gate regions (32) can be wider than the width (44) of source region (37) in each branch (80).

10 In the preferred embodiment, the branches (80) are preferably formed in the insulated gate region (32) after insulated gate region has been deposited onto an underlying semiconductor material. After the four branches (80) are formed, the base region or well region (36) is formed first followed by source region not only in the enlarged central area (48) but also in the branches (80).
15 Both regions are formed by incorporating the appropriate dopants type (N-type or P-type) into the underlying semiconductor material.

20 The four contact cut-outs (41) surrounding an individual cell have an octagon shape with four straight cut-outs as is shown in figure 4. But in another implementation, these four cut-outs may have curving shapes such as concave shapes where the inverse curvature radius has the effect of increasing the breakdown voltage capability as mentioned earlier.

25 Although the branches (80) of each individual cell are shown with straight segments, other non-straight variations are possible such as undulated shape or zig-zag shapes. In addition, the width (44) of each branch, instead of being constant, may vary along the length of the branch. The only limitation of the width (44) of each branch is the photolithographic process capability.

30 Within each contact cut-out portion (41), doped contact regions (38) are implemented with a shape or geometry that maximises contact area to that central portion (48) of the source region that is within or bounded by contact cut-out portions (41). For example, doped contact regions (38) have a circular, 35 diamond, or multi-side shape which would maximise the contact area. Optionally, doped contact regions (38) may have the same shape as contact

5 cut-out portions (41). Doped contact region (38) is for example heavily doped P-type but generally with lighter dopant concentration than source region (37), and base or well region (36) is a more lightly doped P-type region.

10 The four branches (80) of each individual cell arranged cross-wise increase the channel density. But it should be kept in mind that there are many possible arrangements that could increase the channel density as well. In the configuration of four extending branches, they can be orthogonal as is shown in figures 4 and 5, but they can be radially arranged with different angles as long as the individual cells form a network of connected PHV regions.

15 Figure 6 shows a top view of individual cells with four branches (80) arranged crosswise after the merge operation between each adjacent well region (36) along the branches to create the contact between these well regions. After the merge operation, the well or PHV regions form a network or matrix of well 20 regions (36) whereas drain cells or drain regions (39) are physically isolated on the surface even though they have the same voltage.

In the semiconductor device in accordance with the present invention (embodiments described and shown in figures 4-6), the specific cell openings 25 drawn in the continuous polysilicon gate layer (32) form the source region (37) and well regions, which well regions (36) are merged together by diffusion and thus form a continuous well or body region (36). The merge between each adjacent well or PHV regions (36) of each branch creates the contact between these wells using a common doped region to form a network 30 or matrix of well or PHV regions (36). The network or matrix of PHV or well regions formed is therefore composed of rounded shapes which separate the eight branches (four horizontal and four vertical branches) of four adjacent individual cells. This explanation will be more explicit with the following figures 7 and 8.

5 Figure 7 represents a simplified cross-sectional view of a portion of a
semiconductor device taken along line A-A of figure 4 or between two
horizontal branches of two adjacent individual cells. The different layers are
not represented except those that are relevant to show the merged PHV
regions resulting from the merging process of the PHV or well regions of each
10 of the adjacent horizontal branches. The merge of the PHV regions at high
temperature creates the contact between all PHV regions of all branches so as
to form the matrix of merged PHV regions having rounded shape or octagon
shape with unequal side lengths. By having merged well or PHV regions, the
phenomenon of parasitic NPN or PNP bipolarity (also called snap back effect)
15 is avoided since the base region will always be polarised, which is a major
improvement. Thus, the breakdown voltage is improved as well as the
Unclamped Inductive Switching (UIS) such that the voltage and the current
circulating between the individual cells can be sustained at a higher level.

20 Two international patent applications WO 01/31711 and WO 01/31709 report
a single well/PHV region made by layout where either the gate layer
substantially surrounds the base region or the base region substantially
surrounds the gate layer of the transistor. The continuity of the base regions
disclosed therein is provided by interior base regions which are connected to
25 each other by base branches separated by gate feeds. In comparison with the
configuration disclosed in these two prior art documents, the present invention
differs in two points. First, no gate feed is necessary to uniformly power the
MOSFET in the present invention, which represents an important economy of
space and a drastic reduction of the $R_{DS(ON)}$ of about 15%. Second, a merge or
30 diffusion between adjacent branches of adjacent individual cells according to
the present invention creates the contact between the well or PHV regions of
all individual cells so as to form a continuous well or PHV region.

35 This merge or diffusion is achieved by a process parameter optimisation in
conjunction with the actual layout without requiring any extra mask layers.

5 The merge or diffusion operation is performed in two steps: the implant of the PHV and the merge or diffusion itself.

The implant of the PHV or the well region requires the use of a correct doping dose. Once this step is completed, the process of merge or diffusion can start
10 involving 2 parameters: time and temperature. For a merge or diffusion which lasts between 1 to 2 hours at 1100°C, the structural dimensions of the individual cells are such that for instance width (44) in each branch is in the order of a few microns between 1.0 to 3.5 microns. Each one of the independent parameters can be changed in order to obtain a different
15 structural dimension. To some extent, the doping dose employed during the implant of the PHV will also affect on the structural dimensions of the individual cells. A man skilled in the art can independently change these three parameters in order to obtain the expected structural dimensions of the individual cells.

20 In a preferred embodiment, instead of using masking and diffusion to obtain a single body region (36), one can add another masking and implant step to merge the adjacent body regions of adjacent individual cells.

25 Figure 8 represents a simplified cross-sectional view of a portion of a semiconductor device taken along line B-B of figure 4. This figure shows that the merging process only occurs along two adjacent branches (80) of two adjacent individual cells as shown in figure 7 whereas along line B-B which is between two opposite and parallel branches of 2 adjacent individual cells,
30 there is no contact between the PHV regions. The case shown is between two vertical branches, but it will be the same between two horizontal, opposite and parallel, branches.

Figure 9 represents a detailed cross-sectional view of a portion of a
35 semiconductor device taken along line C-C of an individual cell showing the additional layers that have been formed for a finished MOSFET device.

5

As is shown in this figure, the MOSFET device includes a drain electrode (83), a semiconductor substrate (62) having a first surface (92) and second surface (94) parallel to the first surface and is configured to conduct current from the first surface to the second surface.

10

Substrate (62) typically includes a first substrate (63) having a high dopant concentration and a doped layer (64) formed on the first substrate (63). Doped layer (64) is of the same conductivity type as the first substrate (63), but is more lightly doped. For example, in a N-channel MOSFET device, the first substrate (63) and doped layer (64) have an N-type conductivity. In a P-channel MOSFET device, the first substrate (63) and doped layer (64) have a P-type conductivity. Doped layer (64) has a dopant concentration that depends on the desired breakdown voltage characteristics of the finished device.

15

Typically, doped layer (64) has preferably a thickness of a few microns but can be in a range from approximately 1.0 to 10.0 microns. Doped layer (64) is formed using well-known techniques. That portion of doped layer (64) around and below well or PHV region (36) is common drain region (39).

25

On a surface of substrate (62), a well or PHV region (36) is formed and extends to a depth (69) into substrate (62). Well or PHV region (36) is doped with a dopant having opposite conductivity type than doped layer (64). For example, in a N-channel MOSFET device, well or PHV region (36) has a P-type conductivity. In a P-channel MOSFET device, well or NHV region (36) has an N-type conductivity. As mentioned earlier, NHV or PHV region (36) typically is referred to as the 'high voltage' region because of its breakdown characteristics. In a typical device, NHV or PHV region has a doping surface with a depth (69) of about a micron or in the range of 1 micron.

35

Within well or PHV region (36), source regions (37) in the branches and in the central area (48) are formed and extended to a depth less than depth (69). Source regions typically have a depth in a range from 0.15 to 0.25 microns.

5 Along line C-C of figure 4, source region is illustrated as having two portions within well or PHV region (36) because the cross-section is taken through the centre of one of contact cut-out portions (41). Source region (37) is doped with a dopant having the same conductivity type as doped layer (64) and the first substrate (63).

10

Within contact cut-out portions (41), doped contact regions (38) are formed and extend into well or PHV region (36) to a depth of less than a micron or in a range order of less than one micron. Doped contact regions (38) are doped with a dopant having the same conductivity type as well or PHV region (36),

15 but are doped to a higher dopant concentration than well or PHV region (36).

Gate oxide layer (76) is formed over a portion of source region of the central area (48), a portion of well or PHV region (36), and doped layer (64). Gate oxide layer (76) typically comprises a silicon oxide, has a thickness of several

20 hundreds of angstroms depending on the operating voltage, and is formed using well-known techniques. By using well-known processing techniques, insulated gate region (32) is formed over gate oxide layer (76) and typically comprises a doped polycrystalline semiconductor material such as polysilicon.

25 By using well-known techniques, additional layers (78) are formed over insulated gate region (32) and typically comprise a dielectric such as silicon oxide. Optionally, these additional layers (78) comprises a multilayer such as a silicon nitride layer formed on insulated gate region (32) and a silicon oxide layer formed on the silicon nitride layer.

30

Preferably, gate oxide layer (76), insulated gate region (32), and additional layer (78) are formed on substrate (62). Well or PHV region (36) is formed in doped layer (64) followed by source regions (37) in the branches (80) as well as in the central area (48) and then doped contact region (38). Well or PHV

35 region (36), source regions (37) and doped contact regions (38) are formed using, for example, ion implantation techniques.

5

A source ohmic layer or source electrode (82) is formed over the additional layer (78) and contacts source region (37) and doped region (38). By using well-known techniques, spacer regions (79) isolate source ohmic layer (82) from insulated gate region (32). Spacer regions (79) typically comprise a silicon oxide. For example, spacer regions (79) are formed by depositing a silicon oxide layer followed by a masked etching process to provide the structure as is shown in this figure. Preferably, an unmasked etching process is used to form spacer regions (79). Such a process is commonly referred to as a space alignment process.

10

Source ohmic layer (82) typically comprises aluminium or an aluminium alloy. A passivation layer (84) is formed on top of the MOSFET device.

Common drain ohmic layer or drain electrode (83) is formed over the second 20 surface of substrate (62) and typically comprises a multilevel metallisation such as titanium/nickel/silver or the like. Arrows (86) show more clearly how current flows from source region (37) into common drain region (39) then to drain with an angle of 45 degree (not shown on the figure) to drain electrode (83).

25

It is understood that the cross-sectional configuration of well or PHV regions (36) can be modified to further enhance breakdown voltage characteristics of MOSFET devices without departing from the scope of the present invention. It should however be recognised that the configuration of individual cells with 30 four crossed branches (80) according to the present invention increases the channel density thereby lowers the on-state resistance which is mainly due to the reduced size of the source region.

Improvements and modifications of the shape of the four branches (80) of 35 each individual cell arranged cross-wise may be incorporated without departing from the scope of the present invention. These branches may have

5 different form as long as the each adjacent branch of each individual cell can merge so as to create the contact between the PHV or well region of said adjacent branch.

10 In another configuration of individual cells with three branches, the merged and interconnected PHV or well regions of adjacent branches form a network with hexagonal drain regions (39), like a honey comb. A representation of such a configuration can be easily obtained based on the specifications mentioned earlier. The simplified cross-sectional views of this configuration are exactly the same as those on figures 7 and 8.

15 As a result of such configuration, the three contact cut-outs (41) surrounding an individual cell have a hexagon shape with three straight cut-outs. These three cut-outs may also have curving shapes such as concave shapes with the effect of increasing the breakdown voltage capability as mentioned earlier.

20 The present invention can also be implemented in a configuration of more than four branches. For instance, in the configuration of individual cells with six branches, an arrangement is obtained where the merged and interconnected PHV or well regions of adjacent branches form a network with 25 triangular drain regions (39). In the same way, a representation of such a configuration can be easily obtained based on the specifications mentioned earlier, and the simplified cross-sectional views of this configuration are exactly the same as those on figures 7 and 8.

30 Additional improvements and modifications of the configuration of the specific embodiments described herein may be incorporated without departing from the scope of the present invention.

5 CLAIMS

- 1 A power semiconductor device comprising a plurality of individual cells formed on a semiconductor substrate (62), each individual cell comprising a plurality of radially extending branches (80) having source regions (37) within base regions (36) in the semiconductor substrate (62), the plurality of individual cells being arranged such that at least one branch of each cell extends towards at least one branch of an adjacent cell and wherein the base region of the extending branches are merged together to form a single and substantially uniformly doped base region (36).
10
- 15 1. The power semiconductor device according to claim 1 wherein said plurality of radially extending branches (80) of an individual cell intersect at a central enlarged area (48) having contact cut-out portions (41) whose width (43) is larger than the width (44) of said radially extending branches.
- 20 2. The power semiconductor device according to claim 2 wherein the cut-out (41) portions of said enlarged area (48) are straight segments or concave curves with an inverse curvature radius.
- 25 3. The power semiconductor device according to any one of the previous claims wherein said radially extending branches (80) of each individual cell are linear or non-linear, with constant width or variable width.
- 30 4. The power semiconductor device according to any one of the previous claims wherein each individual cell has at least three radially extending branches arranged in such a way that the area defined by the merging adjacent branches is a polygon.
- 35 5. The power semiconductor device according to any preceding claim further comprising physically isolated drain regions (39) in the substrate (62) and

5 wherein said physically isolated drain regions (39) have a depth (69) equivalent to the depth of said base regions (36).

6. The power semiconductor device according to claim 6 wherein said individual cells forming a plurality of source regions (37, 48) and separating said physically isolated drain regions (39) are packed into a 10 relatively small area to contain at least 10 physically isolated drain regions (39).

7. A method for manufacturing a power semiconductor device comprising 15 the steps of:

forming a plurality of individual cells on a semiconductor substrate (62), each individual cell comprising a plurality of radially extending branches (80) having source regions (37) within base regions (36) in the semiconductor substrate (62), the plurality of individual cells being arranged such that at least 20 one branch of each cell extends towards at least one branch of an adjacent cell; and

merging the base region of the extending branches together to form a single and substantially uniformly doped base region (36).

25 8. A method for manufacturing a power semiconductor device comprising the steps of:

- providing a semiconductor substrate (62) having a first surface (92) and a second surface (94) opposite to said first surface;
- forming a plurality of base regions (36) extending from said first surface (92) so as to define a plurality of individual cells each having a plurality 30 of radially extending branches (80);
- forming a source region (37) within each base region (36) of each individual cell;
- forming a gate oxide region (76) over said first surface (92);

5 - forming a source electrode (82) in contact with said source regions (37) of each individual cell within each of the plurality of the base regions (36); and

- forming a drain electrode (83) in contact with said second surface (94) and presenting physically isolated drain surface regions (39) surrounded by said plurality of base regions (36).

10

9. The method of manufacturing a power semiconductor device according to claim 9 further comprising the step of merging said base regions (36) of each individual cell so as to form a single base region (36).

15

10. The method of manufacturing a power semiconductor device according to claim 9 further comprising the step of making ion implant of P high voltage of the base regions (36) before forming said source electrode (82) over said first surface.

20

5 **POWER SEMICONDUCTOR DEVICE AND METHOD OF
MANUFACTURING A POWER SEMICONDUCTOR DEVICE**

ABSTRACT OF THE DISCLOSURE

10 A low on-state resistance semiconductor device of individual cells has a shape and an arrangement that increase the channel density and the breakdown voltage. A power semiconductor device comprises a plurality of individual cells formed on a semiconductor substrate (62). Each individual cell comprises a plurality of radially extending branches (80) having source regions (37) within base regions (36) in the semiconductor substrate (62).

15 The plurality of individual cells are arranged such that at least one branch of each cell extends towards at least one branch of an adjacent cell and wherein the base region (36) of the extending branches are merged together to form a single and substantially uniformly doped base region (36).

20

Figure 4

1/6




Fig. 1
PRIOR ART




Fig. 2
PRIOR ART




Fig. 3
PRIOR ART






Fig. 4



5 / 6




Fig. 7




Fig. 8

6 / 6




Fig. 9

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.